Supporting the formal verification of mathematical texts
نویسندگان
چکیده
منابع مشابه
Design and formal verification of DZMBE+
In this paper, a new broadcast encryption scheme is presented based on threshold secret sharing and secure multiparty computation. This scheme is maintained to be dynamic in that a broadcaster can broadcast a message to any of the dynamic groups of users in the system and it is also fair in the sense that no cheater is able to gain an unfair advantage over other users. Another important feature...
متن کاملthe norms of localization in translating persian multimodal texts: the case of videogame demos
abstract هنجارهای بومی سازی در ترجمه متون چندوجهی فارسی:مورد دموهای بازیهای کامپیوتری چکیده اهداف عمده مطالعه حاضر به سه دسته تقسیم میشوند: 1) بررسی مشکلات احتمالی ترجمه دموهای (فیلمهای) بازیهای کامپیوتری،2) تعیین هنجارهای بومی سازی در ترجمه دموهای (فیلمهای) بازیهای کامپیوتری و 3) تعیین ایدئولوژیهایی که این هنجارها در جامعه نشان میدهند. به این منظور، ابتدا، مجموعه ای ازدموهای (فیلمهای) ب...
15 صفحه اولthe role of semantic and communicative translation on reading comprehension of scientific texts
the following null hypothesis was proposed: h : there is no significant difference between the use of semantically or communicatively translates scientific texts. to test the null hypothesis, a number of procedures were taken first, two passages were selected form soyrcebooks of food and nutrition industry and gardening deciplines. each, in turn, was following by a number of comprehension quest...
15 صفحه اولWeb Service Choreography Verification Using Z Formal Specification
Web Service Choreography Description Language (WS-CDL) describes and orchestrates the services interactions among multiple participants. WS-CDL verification is essential since the interactions would lead to mismatches. Existing works verify the messages ordering, the flow of messages, and the expected results from collaborations. In this paper, we present a Z specification of WS-CDL. Besides ve...
متن کاملFormal Verification of the
We describe an approach to hardware verification in the context of our recent success in formally verifying the description of an image processing chip currently under development at Research Triangle Institute. We demonstrste that our approach, which uses an implementation of an equational approach to theorem proving developed by Kapur and Narendran, can be a viable alternative to simulation. ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Applied Logic
سال: 2006
ISSN: 1570-8683
DOI: 10.1016/j.jal.2005.10.010